

CLAIMS

What is claimed is:

1. An apparatus comprising:
a first key section to be initialized with either a first cipher key, and to successively transform the first cipher key or a selectively modified version of the first cipher key;
a data section coupled to the first key section to be initialized with either a block of plain text or a random number, and to successively and dependently, on the first key section, transform the plain text/random number;
a second key section coupled to the first key section selectively enableable to selectively modify the first cipher key; and
a mapping section coupled to the first key section and the data section to generate a pseudo random bit sequence when the first key section and the data section are initialized with the first cipher key and the random number respectively, and the second key section is selectably enabled to modify the stored first cipher key.

2. The apparatus of claim 1, wherein the first key section comprises a first, a second and a third register to be collectively initialized to said first cipher key.

3. The apparatus of claim 2, wherein the first key section further comprises a plurality of substitution units coupled to the first and the third register to receive the stored content of the first register, make at least partial substitution to the received

4 content and store the at least partially substituted content into the third register
5 during a round of operation.

1 4. The apparatus of claim 2, wherein the first key section further comprises a
2 linear transformation unit coupling the second register to the first register to store a
3 linearly transformed version of the content of the second register into the first
4 register during a round of operation.

1 5. The apparatus of claim 2, wherein the first key section further comprises a
2 linear transformation unit coupling the third register to the second register to store a
3 linearly transformed version of the content of the third register into the second
4 register during a round of operation.

1 6. The apparatus of claim 1, wherein the data section comprises a first, a
2 second and a third register to be collectively initialized to either the block of plain
3 text or the random number.

1 7. The apparatus of claim 6, wherein the data section further comprises a
2 plurality of substitution units coupled to the first and the third register to receive the
3 stored content of the first register, make at least partial substitution to the received
4 content and store the at least partially substituted content into the third register
5 during a round of operation.

1 8. The apparatus of claim 6, wherein the data section further comprises a linear
2 transformation unit coupling the second register to the first register to store a linearly
3 transformed version of the content of the second register into the first register,

4 factoring into consideration inputs from the first key section, during a round of
5 operation.

1 9. The apparatus of claim 6, wherein the data section further comprises a linear
2 transformation unit coupling the third register to the second register to store a
3 linearly transformed version of the content of the third register into the second
4 register, factoring into consideration inputs from the first key section, during a round
5 of operation.

1 10. The apparatus of claim 1, wherein the second key section comprises one or
2 more linear feedback shift registers (LFSRs) to output a first, second and third
3 plurality of data bits; and a combiner function coupled to the LFSRS, and having a
4 network of shuffle units serially coupled to each other, to combine the third plurality
5 of data bits, using the first and second plurality of data bits.

1 11. The apparatus of claim 1, wherein the mapping section comprises a plurality
2 of logical gates coupled to a first and a second register in said first key and data
3 sections respectively to generate said pseudo random bit sequence.

1 12. An apparatus comprising:
2 a key section having a first, a second and a third register to be collectively
3 initialized with a first cipher key, and a first plurality of transformation units coupled
4 to the at least first, second and third registers to successively transform the first
5 cipher key; and
6 a data section having a fourth, a fifth and a sixth register to be collectively
7 initialized with a block of plain text, and a second plurality of transformation units

8 coupled to the second, fourth, fifth and sixth registers to successively and
9 dependently, on the key section, transform the plain text.

1 13. The apparatus of claim 12, wherein the first plurality of transformation units
2 comprise a plurality of substitution units coupled to the first and the third register to
3 receive the stored content of the first register, make at least partial substitution to
4 the received content and store the at least partially substituted content into the third
5 register during a round of operation.

1 14. The apparatus of claim 12, wherein the first plurality of transformation units
2 comprise a linear transformation unit coupling the second register to the first register
3 to store a linearly transformed version of the content of the second register into the
4 first register during a round of operation.

1 15. The apparatus of claim 12, wherein the first plurality of transformation units
2 comprise a linear transformation unit coupling the third register to the second
3 register to store a linearly transformed version of the content of the third register into
4 the second register during a round of operation.

1 16. The apparatus of claim 12, wherein the second plurality of transformation
2 units comprise a plurality of substitution units coupled to the fourth and the sixth
3 register to receive the stored content of the fourth register, make at least partial
4 substitution to the received content and store the at least partially substituted
5 content into the sixth register during a round of operation.

1 17. The apparatus of claim 12, wherein the second plurality of transformation
2 units comprise a linear transformation unit coupling the fifth register to the fourth
3 register to store a linearly transformed version of the content of the fifth register into
4 the fourth register, factoring into consideration inputs from the first key section,
5 during a round of operation.

a³
1 18. The apparatus of claim 12, wherein the second plurality of transformation
2 units comprise a linear transformation unit coupling the sixth register to the fifth
3 register to store a linearly transformed version of the content of the sixth register into
4 the fifth register, factoring into consideration inputs from the first key section, during
5 a round of operation.

1 19. An apparatus comprising:
2 a first key section having a first, a second and a third register to be
3 collectively initialized with a first cipher key, and a first plurality of transformation
4 units coupled to the first, second and third registers to successively transform a
5 selectively modified version of the first cipher key;
6 a data section having a fourth, a fifth, and a sixth register to be collectively
7 initialized with a random number, and a second plurality of transformation units
8 coupled to the second, fourth, fifth and sixth registers to successively and
9 dependently, on the first key section, transform the random number;
10 a second key section coupled to the first key section to selectively modify the
11 first cipher key; and
12 a mapping section coupled to the first key section and the data section to
13 generate a pseudo random bit sequence.

1 20. The apparatus of claim 19, wherein the first plurality of transformation units
2 comprise a plurality of substitution units coupled to the first and the third register to
3 receive the stored content of the first register, make at least partial substitution to
4 the received content and store the at least partially substituted content into the third
5 register during a round of operation.

1 21. The apparatus of claim 19, wherein the first plurality of transformation units
2 comprise a linear transformation unit coupling the second register to the first register
3 to store a linearly transformed version of the content of the second register into the
4 first register during a round of operation.

1 22. The apparatus of claim 19, wherein the first plurality of transformation units
2 comprise a linear transformation unit coupling the third register to the second
3 register to store a linearly transformed version of the content of the third register into
4 the second register during a round of operation.

1 23. The apparatus of claim 19, wherein the second plurality of transformation
2 units comprise a plurality of substitution units coupled to the first and the third
3 register to receive the stored content of the first register, make at least partial
4 substitution to the received content and store the at least partially substituted
5 content into the third register during a round of operation.

1 24. The apparatus of claim 19, wherein the first plurality of transformation units
2 comprise a linear transformation unit coupling the second register to the first register
3 to store a linearly transformed version of the content of the second register into the

4 first register, taking into consideration inputs from the first key section, during a
5 round of operation.

1 25. The apparatus of claim 19, wherein the first plurality of transformation units
2 comprise a linear transformation unit coupling the third register to the second
3 register to store a linearly transformed version of the content of the third register into
4 the second register, taking into consideration inputs from the first key section, during
5 a round of operation.

1 26. The apparatus of claim 19, wherein the second key section comprises one or
2 more linear feedback shift registers (LFSRs) to output a first, a second and a third
3 plurality of data bits; and a combiner function coupled to the LFSRs, and having a
4 network of shuffle units serially coupled to each other, to combine the third plurality
5 of data bits using the first and second plurality of data bits.

1 27. The apparatus of claim 19, wherein the mapping section comprises a plurality
2 of logical gates coupled to the third and sixth registers of said first key and data
3 sections respectively to generate said pseudo random bit sequence.